Recently, GaN-based high-electron-mobility-transistor (HEMT) has demonstrated its promise in high frequency [1], high power [2] and low noise [3] electronic devices. The lattice matched InAIN/GaN HEMT structure provides a higher 2D electron density than AIGaN/GaN due to a larger bandgap offset and minimized short-channel effects due to its thinner barrier. However, because of its several-nm thin barrier, those devices usually suffer from high gate leakage and interface trap issues, the device off-state performance is degraded and thereby the off-state breakdown voltage is decreased. Therefore, finding a good method to reduce the gate leakage and interface trap density is of great importance to improve the device off-state performance. In this study, we use atomic layer epitaxial MgCaO as gate dielectric to fabricate sub-l00nm InAIN/GaN MOSHEMTs with significantly improved maximum drain current, current on/off ratio and low subthreshold swing. Fig.3 (a) ). Fig. 3 (b) depicts the log-scale Id-Vg curves of the MOSHEMT and HEMT; respectively. The MOSHEMT demonstrates one of the highest on/off ratio of 10 1 2 . The higher on/off ratio of the MOSHEMT (compared to HEMT of 10 8 ) is from the much lower gate leakage current exhibited by the MOSHEMT.
epitaxial MgCaO as gate dielectric to fabricate sub-l00nm InAIN/GaN MOSHEMTs with significantly improved maximum drain current, current on/off ratio and low subthreshold swing. Fig. 1 shows the device structures of the InAIN/GaN HEMT and MOSHEMT, respectively. Device fabrication was started with mesa isolation by Clz/BCb etching. Ohmic contacts were formed by depositing Til All Au (15/60/50 nm) followed by 775 'C rapid thermal annealing in N2 with optimized Rc of 0.3 Q·mm. Two splits of experiments are performed. 1) Device set A was treated by O2/ Ar plasma with gas flow of 121120 sccm at the power of 100 W for 5 minutes. These devices are used as reference ones that shows the importance of surface passivation [4] . 2) Device set B was first deposited by 4nm of atomic-layer epitaxial (ALE) MgCaO, followed by 2nm AI203 as a capping layer. Single crystalline MgCaO offers the right band offset and the best interface on AlInN/GaN system. [5] This is the central point of this work. Finally, the gate was formed by Ni deposition followed with a lift-off process. The devices that have Lg=85 nm and Lsd=1 J.tm are used as the representative ones in this abstract. All the lithography processes were carried out using a Vistec VB6 electron beam lithography system. Fig.3 (a) ). Fig. 3 (b) depicts the log-scale Id-Vg curves of the MOSHEMT and HEMT; respectively. The MOSHEMT demonstrates one of the highest on/off ratio of 10 1 2 . The higher on/off ratio of the MOSHEMT (compared to HEMT of 10 8 ) is from the much lower gate leakage current exhibited by the MOSHEMT.
Thanks to the stable process, more than 80% of those devices on the same chip show an on/off ratio of 10 1O � 10 1 2
with Lg from 250 to 80 nm. 
